Assessments - , GPA:
(
)
)
Fabricante : Cypress
Arquivo Tamanho: 93.7 kb
Arquivo Nome : 9260d0c5-6dc0-4d31-9967-2843c38733ff.pdf
Língua de Ensino: 
O documento está colocado, por favor, espere
 |
O documento está colocado, por favor, espere
Facilidade de uso
*B Revised October 26, 2005 [+] Feedback CY25566 Pin Description Pin Name Type Description 1 XIN/CLKIN I Clock or Crystal connection input. Refer to Table 1, Table 2, and Table 3 for input frequency range selection. 2 REFOFF I Input pin enables REFOUT clock at pin 3. REFOFF 400K. internal pull-up resistor. Logic “0” enables REFOUT, logic “1” disables REFOUT. Default = disabled. 3 REFOUT O Buffered, non-modulated output clock derived from XIN/CLKIN input frequency. There is a 180° phase shift from XIN to REFOUT. 4 VDD P Positive power supply. Bypass to ground with 0.1-.F capacitor. 5, 11, 14 VSS G Positive power supply ground. 6 S2 I VCO range control. Refer to Table 1, Table 2, and Table 3 for detailed programming information. Has 400-K. internal pull-up to VDD. 7 S3 I VCO range control. Refer to Table 1, Table 2, and Table 3 for detailed programming information. Has 400-K. internal pull-up to VDD. 8 SSCLK1a O Modulated clock output. Pins 8 and 9 are identical but separate drivers. 9 SSCLK1b O Modulated clock output. Pins 8 and 9 are identical but separate drivers. 10 SSCC I Spread Spectrum clock control (enable/disable) function. SSCG function is enabled when input is high and disabled when input is low. Internal 400-K. pull-up defaults to modulation ON. 12 S1 I Tri-level logic input control pin used to select frequency and bandwidth. Frequency/bandwidth selection and tri-level logic programming details. See Figure 2 and Table 1, Table 2, and Table 3. Pin 8 has internal resistor divider network to VDD and VSS. 13 S0 I Tri-level logic input control pin used to select frequency and bandwidth. Frequency/bandwidth selection and tri-level logic programming details. See Figure 2 and Table 1, Table 2, and Table 3. Pin 8 has internal resistor divider network to VDD and VSS. 15 SSCLK2 O Modulated output clock. Frequency of SSCLK2 = SSCLK1a/2. BW% of SSCLK2 is equal to BW% of SSCLK1a/b. 16 XOUT O Oscillator output pin connected to crystal. Leave this pin unconnected if an external clock drives XIN/CLK. General Description The Cypress CY25566 is a Spread Spectrum Clock Generator (SSCG) IC used for the purpose of reducing electromagnetic interference (EMI) found in today’s high-speed digital electronic systems. The CY25566 uses a Cypress-proprietary phase-locked loop (PLL) and Spread Spectrum Clock (SSC) technology to synthesize and frequency modulate the input frequency of the digital clock. By frequency modulating the clock, (SSCLK1a/b and SSCLK2), the measured EMI at the fundamental and harmonic frequencies is greatly reduced. The modulated output frequency is centered on the input frequency. This reduction in radiated energy can significantly reduce the cost of complying with regulatory agency requirements and improve time to market without degrading system performance. The CY25566 provides four output clocks: SSCLK1a, SSCLK1b, SSCLK2, and REFOUT. SSCLK1a/b and SSCLK2 are modulated clocks and REFOUT is a buffered copy of the reference clock or oscillator. The CY25566 frequency and spread % ranges are selected by programming S0, S1, S2, and S3 digital inputs. S0 and S1 use three (3) logic states including High (H), Low (L), and Middle (M) to select one of nine available frequency and spread % ranges. Refer to Figure 2 for details on programming three level inputs S0 and Document #: 38-07429 Rev. *B S1. See Table 1, Table 2, and Table 3 for programming details for S2 and S3. The CY25566 will operate over a wide range of frequencies from 25 to 200 MHz. Operation to 200 MHz is possible with the use of dual drivers at pins 8 and 9. With a wide range of selectable bandwidths, the CY25566 is a very flexible low-EMI clock. Modulation can be disabled to provide a four-output conventional clock. The CY25566 is available in a 16-pin SOIC (150-mil.) package with a commercial operating temperature range of 0°C to 70°C. Output Clock Architecture The CY25566 provides four separate output clocks: REFOUT, SSCLK1a, SSCLK1b, and SSCLK2 for use in a wide variety of applications. Each clock output is described below in detail. REFOUT REFOUT is a 3.3V CMOS level non-modulated inverted copy of the clock at XIN/CLKIN. As an inverted clock, the output clock at REFOUT is 180° out of phase with the input clock at XIN/CLKIN. Placing a high(1) logic state of REFOFF, pin 2, will disable the REFOUT clock. When REFOUT is disabled, REFOUT, pin 3 is at a low(0) logic state. Page 2 of 9 [+] Feedback CY25566 SSCLK1a/b SSCLK1a and SSCLK1b are spread spectrum clock outputs used for the purpose of reducing EMI in digital systems. SSCLK1a and SSCLK1b can be connected in several different ways to provide flexibility in application designs. Each clock can drive separate nets with a capacitative load up to 15 pF each or connected together to provide drive to a single net with a capacitative load as high as 33 pF. When both clocks are connected together, the CY25566 is capable of driving 3.3V CMOS-compatible clocks to frequencies as high as 200 MHz. If one ...