Log:
Assessments - 4, GPA: 3.5 ( )

Instruções de Operação Analog Devices, Modelo HSC-ADC-EVALC

Fabricante : Analog Devices
Arquivo Tamanho: 1.95 mb
Arquivo Nome : 265181843HSC_ADC_EVALC.pdf
Língua de Ensino: en
Ir para baixar



Facilidade de uso


Connect the included power supply along with the CLK and AIN signal sources to the two evaluation boards. Then connect to the PC via the USB port and evaluate the performance instantly. 2. USB Port Connection to PC. PC interface is via a USB 2.0 connection (1.1 compatible) to the PC. A USB cable is provided in the kit. 3. 64 kB FIFO. The on-board FPGA contains an integrated FIFO to store data captured from the ADC for subsequent processing. 4. Up to 644 MSPS SDR/800 MSPS DDR Encode Rates on Each Channel. Multichannel ADCs with encode rates up to 644 MSPS SDR and 800 MSPS DDR can be used with the ADC capture board. 5. Supports ADCs with Serial Port Interface or SPI. Some ADCs include a feature set that can be changed via the SPI. The ADC capture board supports these SPI-driven features through the existing USB connection to the computer without additional cabling needed. 6. VisualAnalog™. VisualAnalog supports the HSC-ADC- EVALC hardware platform as well as enabling virtual ADC evaluation using ADIsimADC™, Analog Devices proprietary behavioral modeling technology. This allows rapid compari- son between multiple ADCs, with or without hardware evaluation boards. For more information, see AN-737 at FUNCTIONAL BLOCK DIAGRAM Adobe Systems 06676- 001FPGACONFIGURATIONMODEEXT SYNC2LED2LED1FIFOCONTROL(9) J1* J2* J3* J10RECONFIGDATA(16) EXT SYNC1*DATA CONVERTER I/O CONNECTORSDATA BUS 1(18) CLKB(2) FPGA GPIO(8) SPI(7) USB DIRECT(5) DATA BUS 2(18) CLKA(2) FPGADONEFPGACONFIGPROMUSBCONFIGPROMJTAGCONNECTORPOWERCONNECTORUSBCONNECTORUSBCONTROLLERCAPTUREUPLOADPORTCPORTBPORTDPORTEPORTAONBOARDVOLTAGEREGULATORSJ4CLOCK INPUTFILTEREDANALOGINPUTLOGICSPIADCnnJ6USBSTANDARDUSB 2.0ON-BOARDVOLTAGEREGULATORSPOWERCONNECTORFPGASINGLE OR MULTICHANNELHIGH SPEEDADCEVALUATION BOARDHSC-ADC-EVALCCLOCKCIRCUIT Figure 1. TABLE OF CONTENTS Features..............................................................................................1 Equipment Needed...........................................................................1 Product Highlights...........................................................................1 Functional Block Diagram..............................................................1 Revision History...............................................................................2 Product Description.........................................................................3 Evaluation Board Description.........................................................3 Evaluation Board Hardware............................................................4 HSC-ADC-EVALC ADC Capture Board Easy Start...............4 Power Supplies..............................................................................4 Connection and Setup.................................................................4 Jumpers..........................................................................................5 HSC-ADC-EVALC ADC Capture Board Features..................6 HSC-ADC-EVALC Supported ADC Evaluation Boards........7 Theory of Operation.........................................................................8 Configuration................................................................................8 Input Circuitry...............................................................................8 Data Capture..................................................................................8 Code Description..........................................................................8 FPGA Configuration and Customization..................................8 Evaluation Board Schematics and Artwork...................................9 HSC-ADC-EVALC Schematics...................................................9 PCB Layout.................................................................................23 I/O Connector—J1, J2, and J3 Pin Mapping..........................24 Ordering Information....................................................................28 Bill of Materials (RoHS Compliant)........................................28 Ordering Guide..........................................................................30 ESD Caution................................................................................30 REVISION HISTORY 4/07—Revision 0: Initial Version PRODUCT DESCRIPTION The Analog Devices, Inc. high speed converter evaluation platform (HSC-ADC-EVALC) includes the latest version of VisualAnalog and an FPGA-based buffer memory board to capture blocks of digital data from the Analog Devices high speed analog-to-digital converter (ADC) evaluation boards. The ADC capture board is connected to the PC through a USB port and is used with VisualAnalog to quickly evaluate the performance of high speed ADCs. Users can view an FFT for a specific analog input and encode rate to analyze SNR, SINAD, SFDR, and harmonic information. The ADC capture board is easy to set up. Additional equipment needed includes an Analog Devices high s...


Escreva a sua própria avaliação do dispositivo



Mensagem
Seu nome :
Introduza os dois dígitos :
capcha





categorias